View T2803-PLS_760117.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Features
* * * * * * * * *
Supply-voltage Range 3 V to 4.6 V (Regulated) Auxiliary Voltage Regulator On-chip (3.2 V to 4.6 V) Low Current Consumption Few Low-cost External Components No Mechanical Tuning Required Supports Multiple Reference Clocks (10.368 MHz/13.824 MHz) Fast Settling Synthesizer (864 kHz Channel Spacing) TX Preamplifier with 3 dBm Output Power at 2.45 GHz (4 Programmable Power Levels) Ramp-signal Generator for Power Ramping and Power Control of External SiGe Power Amplifier (T7024 and T7026)
Electrostatic sensitive device. Observe precautions for handling.
Description
The T2803 is an RF IC for low-power applications in the 2.45 GHz ISM band. The QFN48-packaged IC is a complete transceiver including image rejection mixer, IF amplifier, FM demodulator, baseband filter, RSSI, TX preamplifier, power-ramping generator for power amplifiers, integrated synthesizer, fully integrated VCO and Gaussian data filter for TX. No mechanical tuning is necessary in production.
2.4 GHz WDECT/ISM Single-chip Transceiver T2803 Preliminary
Figure 1. Block Diagram
MIXER OUT IF_IN IR MIXER RF_IN DEMOD BB FILTER RAMP_OUT RAMP_SET RAMP GEN RAMP D/A D/A RSSI DEMOD DAC RSSI IF AMP 1 DEMOD IF_TANK IF AMP 2 BB_OUT TANK CF
VCO TX/RX SWITCH
GF TX_DATA
PC TX_OUT TX DRIVER f :n
PD
3-WIRE BUS
CLOCK DATA ENABLE
VCO REG
AUX REG
CP
RC f :n
CTRL LOGIC
RX_ON TX_ON PU_RX/TX PU_PLL
OLE VREG_VCO VS_VCO VREG VS_REG GND_VCO PU_REG REG_CTRL VTUNE
CP I_CPSW
LD
REF_CLK
Rev. 4572G-DECT-01/04
Table 1. Functional Block Description
Name AUX REG BBF CP DAC DEMOD GF IF AMP1 IF AMP2 IR MIXER PC PD RAMP GEN RC RSSI TX DRIVER TX/RX SWITCH VCO VCO REG Description Auxiliary voltage regulator Baseband filter Charge pump D/A converter for demodulator tuning Demodulator Gaussian filter for transmit data 1st intermediate frequency amplifier 2nd intermediate frequency amplifier Image rejection mixer Programmable counter Phase detector Ramp-signal generator Reference counter Received signal-strength indicator Buffer amplifier for TX_OUT Switches VCO signal to IR MIXER respectively TX DRIVER Voltage-controlled oscillator Voltage regulator for VCO
Pin Configuration
Figure 2. Pinning QFN48
MIXER_OUT2 MIXER_OUT1 PU_RX/TX TX_DATA PU_PLL GND_PLL VS_MIXER OLE TX_ON RX_ON RAMP_SET I_CPSW
48 CLOCK DATA ENABLE REF_CLK LD PU_REG VS_PLL VREG REG_CTRL VS_REG GND_CP VS_CP 1 2 3 4 5 6 7 8 9 10 11 12 13
47
46
45
44
43
42
41
40
39
38
37 36 35 34 33 32 RAMP_OUT IF_IN2 IF_IN1 VS_IF TX_OUT GND3 RF_IN2 RF_IN1 GND2 IF_TANK2 IF_TANK1 RSSI
T2803
31 30 29 28 27 26 25
14
15
16
17
18
19
20
21
22
23
24
DAC_DEC
REG_DEC
CP
VTUNE
BB_CF
DEMOD_TANK1
2
T2803 [Preliminary]
4572G-DECT-01/04
DEMOD_TANK2
VREG_VCO
GND_VCO
VS_VCO
BB_OUT
GND1
T2803 [Preliminary]
Pin Description
Pin Symbol Function Configuration
VS_PLL
1
CLOCK
3-wire-bus: Clock input
7
2
DATA
3-wire-bus: Data input
CLOCK DATA ENABLE 1,2,3 5k 5k
3
ENABLE
3-wire-bus: Enable input
GND_PLL 43
VS_PLL 7
4
REF_CLK
Reference-frequency input
REF_CLK 4
10k
10k
GND_PLL 43
LD 5 100
5
LD
Lock-detect output
GND_PLL 43
PU_REG 6
6
PU_REG
Power-up input for auxiliary voltage regulator
25k
25k
GND_PLL 43
3
4572G-DECT-01/04
Pin Description (Continued)
Pin Symbol Function Configuration
VS_PLL 7 GND1 VS_REG 10 VS_CP 12 VS_VCO 14 18
GND2 28
7
VS_PLL
PLL supply voltage
VS_IF 33
GND3 31
GND_VCO 16
GND_CP 11 VS_MIXER 42 GND_PLL 43
VS_REG 10 VS_PLL 7 REG_CTRL 9 VREG 8
8
VREG
Auxiliary voltage-regulator output
9
REG_CTRL
Auxiliary voltage-regulator control output
10
VS_REG
Auxiliary voltage-regulator supply voltage
GND_PLL 43
VS_CP 12
11 12 13
GND_CP VS_CP CP
Charge-pump ground Charge-pump supply voltage Charge-pump output
VS_PLL 7
CP 13
GND_PLL 43 GND_CP 11
4
T2803 [Preliminary]
4572G-DECT-01/04
T2803 [Preliminary]
Pin Description (Continued)
Pin Symbol Function Configuration
VS_VCO 14
14 15 16
VS_VCO VREG_VCO GND_VCO
VCO voltage-regulator supply voltage VCO voltage-regulator control output VCO ground
VS_PLL 7
VREG_VCO 15
GND_PLL 43
GND_VCO 16
VREG_VCO 15 VS_PLL 7
17
VTUNE
VCO tuning voltage input
VTUNE 17
GND_PLL 43 GND_VCO 16
VS_PLL 7 GND1 VS_REG 10 VS_CP 12 VS_VCO 14 GND3 18
GND2 28
18
GND1
Ground
VS_IF 33
31
GND_VCO 16
GND_CP 11 VS_MIXER 42 GND_PLL 43
5
4572G-DECT-01/04
Pin Description (Continued)
Pin Symbol Function Configuration
VS_MIXER 42 VS_IF 33 10k DEMOD TANK1 19 10k DEMOD TANK2 20
19
DEMOD_TANK1
Demodulator tank circuit
20
DEMOD_TANK2
Demodulator tank circuit
GND2 28
GND1 18
VREG_VCO 15 VS_PLL 7
10k
21
DAC_DEC
Decoupling pin
DAC_DEC 21
GND_PLL 43 GND_VCO 16
400
VREG_VCO 15 VS_IF 33 2k
22
REG_DEC
Decoupling pin for VCO_REG
REG_DEC 22 42k GND2 28 GND_VCO 16
6
T2803 [Preliminary]
4572G-DECT-01/04
T2803 [Preliminary]
Pin Description (Continued)
Pin Symbol Function Configuration
VS_IF 33
23
BB_CF
Baseband filter corner-frequency control input
BB_CF 23
GND2 28 GND1 18
VS_IF 33
24
BB_OUT
Baseband filter output
BB_OUT 24
GND1 18
GND2 28
VS_IF 33
25
RSSI
Received signal strength indicator output
RSSI 25 13k GND2 28
VS_IF 33
26
IF_TANK1
IF tank circuit
IF_TANK1 26 27
27
IF_TANK2
IF tank circuit
GND2 28
7
4572G-DECT-01/04
Pin Description (Continued)
Pin Symbol Function
VS_PLL 7 GND1 VS_REG 10 VS_CP 12 VS_VCO 14 GND3 18
Configuration
GND2 28
28
GND2
Ground
VS_IF 33
31
GND_VCO 16
GND_CP 11 VS_MIXER 42 GND_PLL 43
VS_MIXER 42
29
RF_IN1
RF input of image reject mixer
RF_IN1 29 RF_IN2 30
30
RF_IN2
RF input of image reject mixer
GND2 28
VS_PLL 7 GND1 VS_REG 10 VS_CP 12 VS_VCO 14 GND3 18
GND2 28
31
GND3
Ground
VS_IF 33
31
GND_VCO 16
GND_CP 11 VS_MIXER 42 GND_PLL 43
8
T2803 [Preliminary]
4572G-DECT-01/04
T2803 [Preliminary]
Pin Description (Continued)
Pin Symbol Function Configuration
TX_OUT 32
32
TX_OUT
TX driver amplifier output for PA
GND3 31
VS_PLL 7 GND1 VS_REG 10 VS_CP 12 VS_VCO 14 GND3 18
GND2 28
33
VS_IF
IF amplifier supply voltage
VS_IF 33
31
GND_VCO 16
GND_CP 11 VS_MIXER 42 GND_PLL 43
VS_IF 33
34
IF_IN1
IF input of IF amplifier
IF_IN1 34 90k IF_IN2 35
35
IF_IN2
IF input of IF amplifier
GND2 28
VS_MIXER 42 VS_IF 33
36
RAMP_OUT
Ramp-generator output for PA power ramping
RAMP_OUT 36
GND2 28
9
4572G-DECT-01/04
Pin Description (Continued)
Pin Symbol Function Configuration
VS_MIXER 42 VS_IF 33
37
RAMP_SET
Slew-rate setting of ramping signal
1k 100
RAMP SET 37
GND2 28
VS_IF 33
38
RX_ON
RX control input
39
TX_ON
TX control input
RX_ON TX_ON 38, 39
5k
5k
GND2 28 GND1 18
VS_IF 33
VS_MIXER 42
40
MIXER_OUT1
Mixer output to SAW filter
MIXER_OUT1 40
270
270 MIXER_OUT2 41
41
MIXER_OUT2
Mixer output to SAW filter
GND2 28
10
T2803 [Preliminary]
4572G-DECT-01/04
T2803 [Preliminary]
Pin Description (Continued)
Pin Symbol Function Configuration
VS_PLL 7 GND1 VS_REG 10 VS_CP 12 18
GND2 28
42
VS_MIXER
Mixer supply voltage
VS_VCO 14 GND3 31
43
GND_PLL
PLL ground
VS_IF 33 GND_VCO 16
GND_CP 11 VS_MIXER 42 GND_PLL 43
VS_PLL 7
44
OLE
Open loop enable input
OLE 44 5k 5k
GND_PLL 43
PU_RX/TX 45
45
PU_RX/TX
RX/TX power-up input
25k
25k
GND18 18
11
4572G-DECT-01/04
Pin Description (Continued)
Pin Symbol Function Configuration
20k
10k
140k
10k
10k
PU PLL 46
25k
25k
46
PU_PLL
PLL power-up input
GND PLL 43 5k 5k
VS_PLL 7
VS_PLL 7
47
TX_DATA
TX data input of Gaussian filter
TX_DATA 47
2.5k
GND_PLL 43 VS_PLL 7
48
I_CPSW
Charge-pump current control input
I_CPSW 48
5k
GND_PLL 43
12
T2803 [Preliminary]
4572G-DECT-01/04
T2803 [Preliminary]
Functional Description
Receiver
The RF signal at RF_IN is fed to an image rejection mixer IR_MIXER with its differential outputs MIXER_OUT1 and MIXER_OUT2 driving an IF-SAW filter at 110.592 MHz or 112.32 MHz. The IF_AMP1 and IF_AMP2 IF amplifiers with an external IF_TANK and an integrated RSSI function feed the signal to the demodulator DEMOD working at f = fIF/2 ( 55 MHz) and finally to an integrated baseband filter BB. For demodulator tunning in production an integrated 5-bit digital-to-analog (D/A) converter is provided to control the on-chip varicap diode. The transmit data at TX_DATA is filtered by an integrated Gaussian Filter GF and fed to the fully integrated VCO operating at twice the output frequency. After modulation the signal is frequency-divided by 2 and fed via a TX/RX SWITCH to the TX_DRIVER. This bus-controlled driver amplifier supplies typically +3 dBm output power at TX_OUT. A ramp-signal generator RAMP_GEN, providing a ramp signal at RAMP_OUT for the external power amplifier, is integrated. The slope of the ramp signal is controlled by a capacitor at the RAMP_SET pin. The IR_MIXER, the TX_DRIVER and the programmable counter PC are driven by the fully integrated VCO (including on-chip inductors and varactors). The output signal is frequency-divided to supply the desired frequency to the TX_DRIVER, 0/90 degree phase shifter for the IR_MIXER and to be used by the PC for the phase detector PD (fPD = 1.728 MHz). Open loop modulation is supported. An integrated bandgap-stabilized voltage regulator for use with an external low-cost PNP transistor is implemented. Multiple power-down and current saving modes are provided.
Transmitter
Synthesizer
Power Supply
13
4572G-DECT-01/04
Figure 3. PLL Principle
RF_IN
Programable counter PC "- Main counter MC "- Swallow counter SC fVCO = fPD x (SMC x 32 + SSC) fVCO ext. loop filter Phase frequency detector PD fPD = 1.728 MHz PA driver Charge pump VCO Divider by 2 Mixer VCO DAC GF_DATA
Gaussian filter GF
Reference counter RC REF_CLK 10.368 MHz 13.824 MHz SRC 6 8
6.912 MHz
1.152 Mbit/s
PLL reference Frequency REF_CLK Baseband controller
TX_DATA
14
T2803 [Preliminary]
4572G-DECT-01/04
T2803 [Preliminary]
The following table shows the LO frequencies for RX and TX for the DECT band plus additional channels for the extended DECT band. Intermediate frequencies of 110.592 MHz and 112.32 MHz are supported. Table 2. LO Frequencies
Mode fIF/MHz Channel C0 C1 TX - ... C93 C94 C0 RX 110.592 (for 10.368 MHz REF_CLK recommended) C1 ... C93 C94 C0 RX 112.320 (for 13.824 MHz REF_CLK recommended) C1 ... C93 C94 fANT/MHz 2401.056 2401.920 ... 2481.408 2482.272 2401.056 2401.920 ... 2481.408 2482.272 2401.056 2401.920 ... 2481.408 2482.272 fVCO/MHz 2401.056 2401.920 ... 2481.408 2482.272 2290.464 2291.328 ... 2370.816 2371.680 2288.736 2289.600 ... 2369.088 2369.952 SMC 86 86 ... 89 89 82 82 ... 85 85 82 82 ... 85 85 SSC 27 28 ... 24 25 27 28 ... 24 25 25 26 ... 22 23 N 2779 2780 ... 2872 2873 2651 2652 ... 2744 2745 2649 2650 ... 2742 2743
Formula TX: fANT = fVCO = 864 kHz x (32 x SMC + SSC) RX: fANT = 864 kHz x (32 x SMC + SSC) + fIF
Control Signals
Table 3. Control Signals -- Functions
Signal I_CPSW PU_REG PU_RX/TX PU_PLL RX_ON TX_ON OLE Data Word 1, Bit D0 Functions Charge pump current control Activates AUX voltage regulator supplying the complete transceiver Activates RX/TX blocks Activates PLL circuits: PC, PD, CP, RC, VCO Activates RX circuits: BBF, DEMOD, IF AMP, IR MIXER Activates TX circuits: TX-DRIVER, RAMP GEN, Starts RAMP SIGNAL at RAMP OUT Activates open loop mode of the PLL Activates GF
15
4572G-DECT-01/04
Table 4. Control Signals -- Modes
Modes PU_REG PU_VCO PU_RX/TX PU_PLL RX_ON TX_ON BB filter Demodulator IF amplifiers and RSSI IR mixer RX switch TX switch TX driver Ramp generator Programmable counter Voltage-controlled oscillator Gaussian filter Phase detector/charge pump Reference counter Typical current consumption at VS = 3.2 V TX Mode 1 1 1 1 0 1 OFF OFF OFF OFF OFF ON ON ON ON ON ON ON ON 56 mA RX Mode 1 1 1 1 1 0 ON ON ON ON ON OFF OFF OFF ON ON OFF ON ON 85 mA RSSI Only 1 1 1 1 1 1 OFF OFF ON ON ON OFF OFF OFF ON ON OFF ON ON 82 mA
Serial Programming Bus
The transceiver is programmed by the 3-wire bus (CLOCK, DATA and ENABLE). After setting enable signal to low condition, on the rising edge of the clock signal, the data is transferred bit by bit into the shift register, starting with the MSB-bit. When the enable signal has returned to high condition, the programmed information is loaded into the addressed latches according to the address bit condition (last bit). Additional leading bits are ignored and there is no check made how many pulses arrived during enable low condition. During enable low condition, the bus current is increased to speed up the bus logic. The programming of the transceiver is separated into two data words. Data word 1 controls mainly the channel information together with settings, which are closely related with the channel. Data word 2 holds setup information, which is adjusted during production.
16
T2803 [Preliminary]
4572G-DECT-01/04
T2803 [Preliminary]
Data Word 1
MSB Data bits LSB Address bit D21 D20 D19 SC D18 D17 D16 D15 MC D14 D13 D12 VS D11 x D10 0 D9 D8 GFCS D7 D6 0 D5 D4 D3 D2 D1 D0 GF A0 1
D22 RC
0
0
0
CPCS
D11 = x: do not care
Data Word 2
E12 PA E11 E10 E9 E8 E7 E6 E5 x E4 E3 E2 E1 TEST E0 A0 0 DEMODDAC/RAMPDAC
x
x
E3, E4, E5 = x: do not care
Data Word 1 Programs
PLL Settings
With the Reference Counter bits D21 - D21
RC (Reference Counter) D22 0 1 SRC 6 8 REF_CLK 10.368 MHz 13.824 MHz
With the Main Counter bits D13 - D16
MC (Main Counter) D16 0 0 ... 1 1 D15 0 0 ... 1 1 D14 0 0 ... 1 1 D13 0 1 ... 0 1 SMC 80 81 ... 94 95
With the Swallow Counter bits D16 - D20
SC (Swallow Counter) D21 0 0 0 ... 1 1 1 D20 0 0 0 ... 1 1 1 D19 0 0 0 ... 1 1 1 D18 0 0 1 ... 0 1 1 D17 0 1 0 ... 1 0 1 SSC 0 1 2 ... 29 30 31
17
4572G-DECT-01/04
VCO Selection
With bit D12
VCO Selection D12 0 1 VCO Mode VCO 1 VCO 2
Gaussian Filter On/off
With bit D0 GF is used only in TX mode.
D0 0 1 GF (Gaussian Filter) OFF ON
GFCS Adjustment
With bits D7 - D9 Only in TX mode effective for setting the frequency deviation of the modulation.
GFCS (Gaussian Filter Settings) D9 0 0 0 0 1 1 1 1 D8 0 0 1 1 0 0 1 1 D7 0 1 0 1 0 1 0 1 GFCS 60% 70% 80% 90% 100% 110% 120% 130%
CPCS Adjustment
With bits D1 - D2 Used to adjust the charge pump current. This can be used to compensate the change of the tuning sensitivity over frequency and device tolerances.
CPCS (Charge-Pump Current Settings) D2 0 0 1 1 D1 0 1 0 1 CPCS -1 0 1 2
18
T2803 [Preliminary]
4572G-DECT-01/04
T2803 [Preliminary]
Data Word 2 Programs
DEMODDAC Adjustment
With bits E6 - E10 Only in RX mode effective. Used to tune the demodulator center frequency and allows to compensate tolerances of external components and the T2803.
Demod DAC Voltage E10 0 0 0 ... 1 1 1 E9 0 0 0 ... 1 1 1 E8 0 0 0 ... 1 1 1 E7 0 0 1 ... 0 1 1 E6 0 1 0 ... 1 0 1 fIFcenter % -5 ... ... ... ... ... 5
RAMPDAC Adjustment for TX Mode
With bits E6 - E10 Only in TX mode effective. Used to control the power of the external PA by adjusting the ramping voltage.
RAMPDAC Voltage (at Pin 36 RAMP_OUT) E10 0 0 0 ... 1 1 ... 1 1 E9 0 0 0 ... 0 1 ... 1 1 E8 0 0 0 ... 1 0 ... 1 1 E7 0 0 1 ... 1 0 ... 1 1 E6 0 1 0 ... 1 0 ... 0 1 VRAMP_OUT 1.1 V ... ... ... 1.68 V 1.7 V ... ... 1.7 V
TEST Mode Settings
With bits E0 - E2 In normal operation Lock detect output is used. All other settings are for test only.
E2 0 0 0 0 1 1 1 1 E1 0 0 1 1 0 0 1 1 E0 0 1 0 1 0 1 0 1 Signal at Lock Detect Output Lock detect PC out/2 RC out/2 do not care Lock detect PC out/2 RC out/2 GFTEST: RC out CP Mode Active Active Active Active Active Active Active Active
19
4572G-DECT-01/04
Output Power Settings
With bits E11 - E12 Use of maximum power (+3 dBm) for external PA is recommended.
PA (Output Power Settings) E12
0 0 1 1
E11
0 1 0 1
PA
-21 dBm -11 dBm -4 dBm +3 dBm
Figure 4. 3-wire Bus Protocol Timing Diagram
DATA CLOCK ENABLE TPER TL TS TC TH TT
16525
TEC
Table 5. 3-wire bus Protocol Table
Description Clock period Set time data to clock Hold time data to clock Clock pulse width Set time enable to clock Hold time enable to data Time between two protocols Symbol TPER TS TH TC TL TEC TT Minimum Value 125 60 60 125 200 0 250 Unit ns ns ns ns ns ns ns
Figure 5. TX DATA Timing
RefCLK
TX_DATA TS TH
Set-up time TX DATA Hold time TX DATA
TS TH
> 8 ns > 8 ns
When using REFCLK = 10.368 MHz, TS and TH must be considered for falling and rising edge of REFCLK
20
T2803 [Preliminary]
4572G-DECT-01/04
T2803 [Preliminary]
Absolute Maximum Ratings
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. All voltages refer to GND Parameters Supply voltage regulator Supply voltage Logic input voltage Junction temperature Storage temperature Pin 10 7, 12, 14, 33, 42 1, 2, 3, 38, 39, 44-48 Symbol VS_REG VS VIN Tjmax Tstg -40 Min. 3.2 3.0 -0.3 Max. 4.7 4.7 VS 150 150 Unit V V V C C
Thermal Resistance
Parameters Junction ambient Symbol
RthJA
Value
25
Unit
K/W
Handling
Do not operate this part near strong electrostatic fields. This IC meets class 1 ESD test requirement (HBM in accordance to EIA/JESD22-A114-A (October 97) and class A ESD test requirement (MM) in accordance to EIA/JESD22-A115A.
Operating Range
Parameters Supply voltage regulator Supply voltage Supply voltage charge pump Ambient temperature Pin 10 7, 14, 33, 42 12 Symbol VS_REG VS VSCP Tamb Min. 3.2 2.9 VS -10 Typ. 3.6 3.0 Max. 4.6 4.6 4.6 +60 Unit V V V C
Electrical Characteristics
Test conditions (unless otherwise specified): VS_REG = 3.2 V, Tamb = 25C
Parameters IR Mixer (Pins 29, 30, 40 and 41) Input impedance Image rejection ratio DSB noise figure Conversion gain Input intercept point Output impedance Pins 29 or 30 (single ended) Pins 40 and 41 Pins 29 or 30 (single ended) Rload = 200 Pins 29 or 30 (single ended) Pin 40 and 41 (differential) Zin IRR NFDSB= NFSSB Gconv IIP3 ZOUT 110 + j12 20 10 11 -7 175 + j145 dB dB dB dBm Test Conditions/Pins Symbol Min. Typ. Max. Unit
21
4572G-DECT-01/04
Electrical Characteristics (Continued)
Test conditions (unless otherwise specified): VS_REG = 3.2 V, Tamb = 25C
Parameters IF Amplifier (Pins 26, 27, 34 and 35) Input impedance Lower cut-off frequency Upper cut-off frequency Power gain Bandwidth of external tank circuit Noise figure RSSI (Pins 25, 34 and 35) RSSI sensitivity RSSI compression RSSI dynamic range RSSI resolution RSSI rise time RSSI fall time Quiescent output voltage Maximum output voltage Slope of the RSSI has to be steady Pin = 30 to 100 dBV, pin 25 Pin = 100 to 30 dBV, pin 25 At Pin < 20 dBV at IF_IN1, IF_IN2, pin 25 At Pin = 100 dBV at IF_IN1, IF_IN2, pin 25 at Pin = -75 dBm at IR-mixer input Quality factor of external tank circuit approximately 20, fres = FIF/2, pin 24 Nominal deviation of signal 400 kHz, pin 24 Pin 23: C = 68 pF Pin 24 (see bus protocol E6 to E10) VCO 1, D12 VS = 1 VCO 2, D12 VS = 0 Pin 17 At IF_IN1,2; pins 34 and 35 At IF_IN1,2; pins 34 and 35 Pmin Pmax DR Acc tr tf Vout Vout 20 100 80 2 1 1 0.4 1.9 dBV dBV dB dB s s V V Pins 26 and 27 Pins 34 and 35 (differential) Zin fl3dB fu3dB Gp BW3dB NF 1200 j480 90 130 85 10 9 MHz MHz dB MHz dB Test Conditions/Pins Symbol Min. Typ. Max. Unit
FM Demodulator, BB-filter (Pins 19, 20, 23 and 24) Co-channel rejection ratio Sensitivity CCRR S 10 0.5 dB V/MHz
Amplitude of recovered signal Corner frequency Output voltage DC range DEMOD_DAC range VCOs Frequency range Tuning gain Frequency control voltage range PLL Scaling factor prescaler Scaling factor main counter Scaling factor swallow counter External reference input frequency External reference input voltage Scaling factor reference counter
A fc VoutDC fIFcenter fvco fvco Gtune Vtune SPSC SMC SSC 0 0.4 2289 2289 1
450 680 VS-1 5 2483 2483 200 2.8 32/33 82 - 89 31 10.368 13.824 50 6/8 250
mVpp kHz V % MHz MHz MHz/V V
AC coupled sinewave, pin 4 AC coupled sinewave, pin 4
fREF_CLK VREF_CLK SRC
MHz MHz mVRMS
22
T2803 [Preliminary]
4572G-DECT-01/04
T2803 [Preliminary]
Electrical Characteristics (Continued)
Test conditions (unless otherwise specified): VS_REG = 3.2 V, Tamb = 25C
Parameters Charge Pump (Pin 13) Output current Output current Current scaling Leakage current Tx data rate Tx data filter clock Frequency deviation Frequency deviation scaling TX Driver (Pin 32) Maximum output power Minimum output power RF leakage Output impedance Ramp Generator (Pins 36 and 37) Minimum output voltage Maximum output voltage Rise time Fall time (see bus protocol E6 - E10) Cramp = 270 pF at pin 37 Cramp = 270 pF at pin 37 Locked = `1', unlocked = `0' Test modes (see bus protocol E0 ... E2) VOH = 4.6 V IOL = 0.5 mA VSREG = 3 V, pin 8 VSVCO = 3 V, pin 15 Vmin Vmax tr tf 1.1 5 5 0.7 1.8 V V s s At L = 5.6 nH, pin 32 (see bus protocol E11 - E12) At L = 5.6 nH, pin 32 (see bus protocol E11 - E12) In RX mode At L = 5.6 nH, 2.5 GHz, pin 32 PTX PTX Pleak ZOUT 13+j40 3 -21 -47 dBm dBm dBm GFFM = GFFM_nom x GFCS (see bus protocol D7 ... D9) 6 taps in filter fTXFCLK GFFM_nom GFCS 60 VCP = VVS_CP/2, I_CPSW = `1' Pin 48 VCP = VVS_CP/2, I_CPSW = `0' Pin 48 ICP = ICP_nom + CPCS x ICP_step (see bus protocol D1 ... D2) OLE = `1' ICP_nom ICP_nom ICP_step IL 7.5 1.2 0.2 100 1152 6.912 400 130 mA mA mA pA kBit/s MHz kHz % Test Conditions/Pins Symbol Min. Typ. Max. Unit
Gaussian Transmit Filter (Gaussian Shape B x T = 0.5)
Lock Detect and Test Mode Output (Pin 5) Lock detect output, test mode output Leakage current Saturation voltage Output voltage VCO Regulator (Pins 14, 15 and 12) Output voltage 3-wire Bus Clock fClock 6.912 MHz Logic Input Levels (CLOCK, DATA, ENABLE, RX_ON, TX_ON, OLE, TX_DATA, DATA_HOLD) (Pins 1, 2, 3, 38, 39, 44, 47 and 48) High input level Low input level = `1' = `0' ViH ViL 1.5 0.5 V V VREG_VCO 2.6 2.7 2.8 V LD IL VSL VREG 2.9 3.0 5 0.4 3.1 A V V
Auxiliary Regulator (Pins 8, 9 and 10)
23
4572G-DECT-01/04
Electrical Characteristics (Continued)
Test conditions (unless otherwise specified): VS_REG = 3.2 V, Tamb = 25C
Parameters High input current Low input current Standby Control (Pins 6, 45 and 46) Power Up PU_REG = `1` PU_RX/TX = `1` PU_PLL = `1` High input level Standby PU_REG = `0` PU_RX/TX = `0` PU_PLL = `0` Low input level Power Up PU_REG = `1` PU_RX/TX = `1` PU_PLL = `1` High input current Standby PU_xxxx = `0' Low input current Settling Time VS = 0 active operation Settling Time standby active operation Settling Time active operation standby Pin 6 Pin 45 Pin 46 VPU_REG VPU_RX/TX VPU_PLL Test Conditions/Pins = `1' = `0' Symbol IiH IiL Min. -5 -5 Typ. Max. 5 5 Unit A A
2.0
V
Pin 6 Pin 45 Pin 46
VPU_REG,OFF VPU_RX/TX,OFF VPU_PLL,OFF
0.7
V
VPU = 3 V, pin 6 VPU = 4.6 V, pin 45 VPU = 3 V, pin 46 VPU = 4.6 V VPU = 0 V, pin 6 VPU = 0.5 V, pins 45, 46 Switched from VS = 0 to VS = 3V Switched from PU = `0' to PU = `1' Switched from PU = `1' to standby RX
IPU_REG IPU_RX/TX IPU_PLL
20 60 100 200
30 80 125 300
40 100 150 400 0.1 1
A A A A A A s s s mA mA mA mA
IPU,OFF
tsoa tssa tsas IS IS IS IS IS ICP
< 10 < 10 <2 85 82 54 56 10 1
Power Supply (Pins 7, 10, 12, 14, 33 and 42) RSSI only TX TX (GF active) Standby current Supply current CP PU_RX/TX = GND VVS_CP = 3 V, PLL in lock condition, Pin 13
Total supply current
A A
24
T2803 [Preliminary]
4572G-DECT-01/04
T2803 [Preliminary]
Figure 6. Typical Application Circuit
RAMP_OUT 47 pF TX_OUT
RF_IN
180 nH 100 nH
SAW
Filter TFS 112B
47 pF
18 pF
27 pF 68 pF
GND3 31 RF_IN2 30 RF_IN1 29 VS_IF 33 GND2 28 RSSI 25
RSSI
IF_IN2 35
IF_IN1 34
RAMP_OUT 36
TX_OUT 32
27 pF 56 pF 37 RAMP_SET RX_ON TX_ON 38 RX_ON 39 TX_ON
IF_TANK2 27
IF_TANK1 26
150 nH
BB_OUT 24 BB_CF 23 REG_DEC 22 DAC_DEC 21
BB_OUT 68 pF
2.2 nF 100 pF TBD TBD
40 MIXER_OUT1 41 MIXER_OUT2 42 VS_MIXER 43 GND_PLL OLE PU_RX/TX PU_PLL TX_DATA
I_CPSW
T2803
DEMOD_TANK2 20 DEMOD_TANK1 19 GND1 18 VTUNE 17 GND_VCO 16 VREG_VCO 15
44 OLE 45 PU_RX/TX 46 PU_PLL
4 REF_CLOCK
22 nF
47 TX_DATA
3 ENABLE
VS_VCO 14
9 REG_CTRL 11 GND_CP 6 PU_REG 10 VS_REG 7 VS_PLL 12 VS_CP
180
150 nF
48 I_CPSW
1 CLOCK 2 DATA
CP 13
8 VREG
5 LD
56 pF
470 nF
CLOCK DATA ENABLE REF_CLK
LD
220 pF
PU_REG
4.7 nF
VCC
BC808
or similar
tantal
tantal
25
4572G-DECT-01/04
Ordering Information
Extended Type Number T2803-PLQ T2803-PLS Package QFN48 QFN48 Remarks Taped and reeled Tube MOQ 4000 pcs. 430 pcs.
Package Information
26
T2803 [Preliminary]
4572G-DECT-01/04
Atmel Corporation
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600
Atmel Operations
Memory
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759
Regional Headquarters
Europe
Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500
Microcontrollers
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60
Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom
Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80
Asia
Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743
Japan
9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581
Literature Requests
www.atmel.com/literature
Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.
(c) Atmel Corporation 2004. All rights reserved. Atmel (R) and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others. Printed on recycled paper.
4572G-DECT-01/04

▲Up To Search▲

Price & Availability of T2803-PLS

	To Download T2803-PLS Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .